- ³»¿ë Ãâó:
1. ±èµµÇö, ¡°»ï¼ºÀüÀÚ, ¹ÝµµÃ¼ ÆÐŰ¡, ÀÏ ÀÇÁ¸µµ ³ô¾Æ¡¦ Á¤ºÎ Áö¿ø ½Ã±Þ¡±, µðÁöÅе¥Àϸ®, 2022
2. ÃÖÅ¿ì, ¡°»ï¼ºÀüÀÚ ÆÄ¿îµå¸®, ±¸±Û Â÷¼¼´ë ½º¸¶Æ®Æù ¡®Çȼ¿7¡¯ AP »ý»ê ¼öÁÖ¡¦³»´Þ ¾ç»ê µ¹ÀÔ¡±, The Public, 2022
3. À±°ÇÀÏ, ¡°¾ÖÇà ¾ÆÀÌÆù7¿¡ `ÆҾƿô(FoWLP)` ù Àû¿ë¡¦PCB ¾÷°è °Å¸¡±, ÀüÀڽŹ®, 2016
4. Yongjin Park et al, ¡°Analysis on Distortion of Fan-Out Panel Level Packages (FOPLP)¡±, ECTC, 2021 (10.1109/ECTC32696.2021.00026)
5. Jacinta Aman Lim et al, ¡°600mm Fan-Out Panel Level Packaging (FOPLP) As A Scale Up Alternative to 300mm Fan-Out Wafer Level Packaging (FOWLP) with 6-Sided Die Protection¡±, ECTC, 2021 (10.1109/ECTC32696.2021.00174)
6. Lijun Chen et al, ¡°2020 21st International Conference on Electronic Packaging Technology (ICEPT) Development of 500mm¡¿500mm Fan out panel level packaging for heterogeneous chip integration¡±, ICEPT, 2020
7. ¹Ú»ó¿ë, ¡°±¸±Û ¹ÝµµÃ¼ µ¶¸³¼±¾ð¡¦ ½º¸¶Æ®Æù Ĩ ÀÚü»ý»ê¡±, Çѱ¹°æÁ¦, 2021
8. ¹ÚÁø¿ì, ¡°±¸±Û-»ï¼º, ¾ÖÇÃ-TSMC µ¿¸Í ¸Â¼ ÅëÇÕĨ ÇÔ²² ¸¸µé°í »ý»ê±îÁö¡±, Á¶¼±ºñÁî, 2021
9. ÀÌÀ籸, ¡°»ï¼ºvs¾ÖÇÃvsÄ÷ÄÄ¡¦ ½º¸¶Æ®ÆùĨ ´ë°á ½ÂÀÚ´Â?¡±, ÀüÀڽŹ®, 2015
10. ¼³Èñ½Â ¿Ü3, ¡°´ë¸éÀû ÆгΠÆÐŰ¡ÀÇ ÈÚ Çؼ®¡±, J. Korean Soc. Manf. Technol. Eng., 2019 (DOI : 10.7735/ksmte.2019.28.4.203)
11. °ÀÏ¿ë, ¡°IE Á¦±¹À» ¹«³Ê¶ß¸®°í Å©·Ò Á¦±¹À» ¼¼¿ì´Ù, ¼ø´Ù¸£ ÇÇÂ÷ÀÌ¡±, iTµ¿¾Æ, 2017